U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

Docket Number: INFORMATION DISCLOSURE 02885/76 **STATEMENT** Application Number Filing Date Examiner Art Unit 10/757,900 January 14, 2004 2185 Invention Title Inventor(s) METHOD AND SYSTEM FOR ALTERNATING Martin VORBACH et al. BETWEEN PROGRAMS FOR EXECUTION BY

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

CELLS OF AN INTEGRATED CIRCUIT

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Signature: Dated: 21 mmy WM
Michelle M. Carniaux (Reg. No. 36,098)

- 1. In accordance with the duty of disclosure under 37 C.F.R. § 1.56 and in conformance with the procedures of 37 C.F.R. §§ 1.97 and 1.98 and M.P.E.P. § 609, attorneys for Applicant(s) hereby bring the following reference(s) to the attention of the Examiner. The reference(s) are listed on the attached modified PTO Form No. 1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b).
- 2. A copy of each patent, publication or other information listed on the modified PTO form 1449 is enclosed, except as otherwise indicated on the modified PTO form 1449.
- 3. It is believed that no fees are due in connection with this Information Disclosure Statement. However, should any fees be due, the Commissioner is authorized to charge Deposit Account No. 11-0600 for such fees. A copy of this communication is enclosed for charging purposes.

By:

Dated: 21 MAY LWY

Michelle M. Carniaux (Reg. No. 36,098)

KENYON & KENYON

One Broadway

New York, N.Y. 10004

(212) 425-7200 (telephone)

(212) 425-5288 (facsimile)

Customer No. 26646



U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

INFORMATION DIS	INFORMATION DISCLOSURE STATEMENT			
Application Number 10/757,900	Filing Date January 14, 2004	Examiner	Art Unit 2185	
Invention Title METHOD AND SYSTEM BETWEEN PROGRAMS CELLS OF AN INTEGR	FOR EXECUTION BY	Inventor(s) Martin VORBAC	H et al.	

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Signature: Dated: 71 may rus

- 1. In accordance with the duty of disclosure under 37 C.F.R. § 1.56 and in conformance with the procedures of 37 C.F.R. §§ 1.97 and 1.98 and M.P.E.P. § 609, attorneys for Applicant(s) hereby bring the following reference(s) to the attention of the Examiner. The reference(s) are listed on the attached modified PTO Form No. 1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b).
- 2. A copy of each patent, publication or other information listed on the modified PTO form 1449 is enclosed, except as otherwise indicated on the modified PTO form 1449.
- 3. It is believed that no fees are due in connection with this Information Disclosure Statement. However, should any fees be due, the Commissioner is authorized to charge Deposit Account No. 11-0600 for such fees. A copy of this communication is enclosed for charging purposes.

Dated: 21 MAY LAM

By:

Michelle M. Carniaux (Reg. No. 36,098)

KENYON & KENYON

One Broadway

New York, N.Y. 10004

(212) 425-7200 (telephone)

(212) 425-5288 (facsimile)

Customer No. 26646

STATEMENT BY APPLICANT PTO FORM 1449

Atty. Docket No. 02885/76	Serial No. 10/757,900	
Applicant(s) Vorbach et al.		

Group Art Unit

2185

S. PATENT DOCUMENTS						
FILING DATE	SUBCLASS	CLASS	NAME	PATENT/ PUBLICATION DATE	mmm.	EXAMINER'S INITIALS
	_		Freeman	August 31, 1993	RE34363	
			J.B. Cooper	January 12, 1937	2,067,477	
			C.H. Gubbins	March 29, 1966	3,242,998	
l			Stevens	August 1, 1972	3,681,578	
			Willner	September 11, 1973	3,757,608	
			Vandierendonck	December 17, 1974	3,855,577	
			Bhavsar	February 5, 1985	4,498,172	
			Hefner	January 21, 1986	4,566,102	
			Iwashita	May 27, 1986	4,591,979	
			James et al.	May 5, 1987	4,663,706	
			Schrofer	July 21, 1987	4,682,284	
			Carter	November 10, 1987	4,706,216	
			Dolecek	January 19, 1988	4,720,780	
			Holsztynski	April 19, 1988	4,739,474	
			Ardini et al.	August 2, 1988	4,761,755	_
			Nosenchuck et al.	March 7, 1989	4,811,214	
			Guest	July 25, 1989	4,852,043	
·			Morton	July 25, 1989	4,852,048	
			Miranker et al.	August 22, 1989	4,860,201	
			Freeman	September 26, 1989	4,870,302	
			de Corlieu et al.	January 2, 1990	4,891,810	
			Judd	February 13, 1990	4,901,268	
			Mattheyses et al.	March 20, 1990	4,910,665	
			Dawes	October 30, 1990	4,967,340	
			Garner et al.	May 7, 1991	5,014,193	
			Agrawal et al.	May 14, 1991	5,015,884	
1			Campbell et al.	June 4, 1991	5,021,947	
			Poret	June 11, 1991	5,023,775	
			Nagler et al.	August 27, 1991	5,043,978	
			Matsubara et al.	September 10, 1991	5,047,924	
			Pickett et al.	January 14, 1992	5,081,375	
			Cruickshank et al.	April 28, 1992	5,109,503	

Filing Date

January 14, 2004

EXAMINER'S' INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	5,113,498	May 12, 1992	Evan et al.			
	5,115,510	May 19, 1992	Okamoto et al.			
	5,123,109	June 16, 1992	Hillis			
	5,125,801	June 30, 1992	Nabity et al.			
	5,128,559	July 7, 1992	Steele			
	5,142,469	August 25, 1992	Weisenborn			_
	5,144,166	September 1, 1992	Camarota et al.			
	5,193,202	March 9, 1993	Lee et al.			-
	5,203,005	April 13, 1993	Horst			
	5,204,935	April 20, 1993	Mihara et al.			
	5,208,491	May 4, 1993	Ebeling et al			
	5,226,122	July 6, 1993	Thayer et al.			
	5,233,539	August 3, 1993	Agrawal et al.			
	5,247,689	September 21, 1993	Ewert			
	5,274,593	December 28, 1993	Proebsting			
	5,287,472	February 15, 1994	Horst			
·	5,294,119	March 15, 1994	Vincent et al.			
	5,301,284	April 5, 1994	Estes et al.			
	5,301,344	April 5, 1994	Kolchinsky			
	5,303,172	April 12, 1994	Magar et al.			
	5,336,950	August 9, 1994	Popli et al.			
	5,347,639	September 13, 1994	Rechtschaffen et al.			
	5,349,193	September 20, 1994	Mott et al.			
	5,353,432	October 4, 1994	Richek et al.			
	5,361,373	November 1, 1994	Gilson			
	5,379,444	January 3, 1995	Mumme			
	5,410,723	April 25, 1995	Schmidt et al.			
	5,418,952	May 23, 1995	Morley et al.			
	5,421,019	May 30, 1995	Holsztynski et al.			
	5,422,823	June 6, 1995	Agrawal et al.			
	5,425,036	June 13, 1995	Liu et al.			
	5,426,378	June 20, 1995	Ong			
	5,428,526	June 27, 1995	Flood et al.			· · · · · · · · · · · · · · · · · · ·
	5,430,687	July 4, 1995	Hung et al.			
	5,440,245	August 8, 1995	Galbraith et al.			
-	5,440,538	August 15, 1995	Olsen et al.			
	5,442,790	August 15, 1995	Nosenchuck			
	5,444,394	August 22, 1995	Watson et al.			

EXAMINER'S' INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	5,448,186	September 5, 1995	Kawata			
	5,455,525	October 3, 1995	Ho et al.			
	5,457,644	October 10, 1995	McCollum			
	5,465,375	November 7, 1995	Thepaut et al.			
	5,473,266	December 5, 1995	Ahanin et al.	·		
	5,473,267	December 5, 1995	Stansfield			
	5,475,583	December 12, 1995	Bock et al.			
	5,475,803	December 12, 1995	Stearns et al.			
	5,475,856	December 12, 1995	Kogge			
	5,483,620	January 9, 1996	Pechanek et al.			
	5,485,103	January 16, 1996	Pedersen et al.			
	5,485,104	January 16, 1996	Agrawal et al.			
	5,489,857	February 6, 1996	Agrawal et al.			
:	5,491,353	February 13, 1996	Kean	·		
	5,493,239	February 20, 1996	Zlotnick			
	5,497,498	March 5, 1996	Taylor			
	5,506,998	April 9, 1996	Kato et al.			
	5,510,730	April 23, 1996	El Gamal et al.			
	5,511,173	April 23, 1996	Yamaura et al.			· · · · · · · · · · · · · · · · · · ·
	5,513,366	April 30, 1996	Agarwal et al.			
	5,521,837	May 28, 1996	Frankle et al.			**************************************
	5,522,083	May 28, 1996	Gove et al.			
	5,530,873	June 25, 1996	Takano			
	5,530,946	June 25, 1996	Bouvier et al.			
	5,532,693	July 2, 1996	Winters et al.			
	5,532,957	July 2, 1996	Malhi	-		
	5,535,406	July 9, 1996	Kolchinsky			-
	5,537,057	July 16, 1996	Leong et al.			
	5,537,601	July 16, 1996	Kimura et al.			-
	5,541,530	July 30, 1996	Cliff et al.			
	5,544,336	August 6, 1996	Kato et al.			
	5,548,773	August 20, 1996	Kemeny et al.			
	5,555,434	September 10, 1996	Carlstedt			
	5,559,450	September 24, 1996	Ngai et al.			
	5,561,738	October 1, 1996	Kinerk et al.			
	5,570,040	October 29, 1996	Lytle et al.			
	5,574,930	November 12, 1996	Halverson Jr. et al.		1	
	5,583,450	December 10, 1996	Trimberger et al.			

EXAMINER'S' INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	5,586,044	December 17, 1996	Agrawal et al.			
	5,587,921	December 24, 1996	Agrawal et al.			
	5,588,152	December 24, 1996	Dapp et al.			
	5,590,345	December 31, 1996	Barker et al.			
	5,590,348	December 31, 1996	Phillips et al.			
	5,596,742	January 21, 1997	Agarwal et al.		i	
	5,600,265	February 4, 1997	El Gamal Abbas et al.		·	
	5,611,049	March 11, 1997	Pitts			
	5,617,547	April 1, 1997	Feeney et al.			
	5,625,806	April 29, 1997	Kromer			
	5,634,131	May 27, 1997	Matter et al.			
	5,649,176	July 15, 1997	Selvidge et al.			
·	5,649,179	July 15, 1997	Steenstra et al.			7
	5,652,894	July 29, 1997	Hu et al.			
	5,655,069	August 5, 1997	Ogawara et al.			
	5,655,124	August 5, 1997	Lin			
	5,657,330	August 12, 1997	Matsumoto			
	5,659,797	August 19, 1997	Zandveld et al.			
	5,675,743	October 7, 1997	Mavity			
	5,680,583	October 21, 1997	Kuijsten			
	5,713,037	January 27, 1998	Wilkinson et al.			
	5,717,943	February 10, 1998	Barker et al.			
	5,732,209	March 24, 1998	Vigil et al.			
	5,734,921	March 31, 1998	Dapp et al.			
	5,742,180	April 21, 1998	Detton et al.			
	5,748,872	May 5, 1998	Norman			
	5,754,827	May 19, 1998	Barbier et al.			
	5,754,871	May 19, 1998	Wilkinson et al.			
	5,760,602	June 2, 1998	Tan			
	5,761,484	June 2, 1998	Agarwal et al.			
	5,773,994	June 1998	Jones			
	5,778,439	July 7, 1998	Timberger et al.			·-
	5,784,636	July 21, 1998	Rupp			
	5,794,059	August 11, 1998	Barker et al.			
	5,794,062	August 11, 1998	Baxter			
	5,801,715	September 1, 1998	Norman			
	5,802,290	September 1, 1998	Casselman	-		
	5,828,229	October 27, 1998	Cliff et al.			

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	5,828,858	October 27, 1998	Athanas et al.			
	5,838,165	November 17, 1998	Chatter			_
	5,844,888	December 1, 1998	Narjjyka			
	5,848,238	December 8, 1998	Shimomura et al.			
	5,854,918	December 29, 1998	Baxter			
	5,859,544	January 12, 1999	Norman			
	5,865,239	February 2, 1999	Carr			
	5,867,691	February 2, 1999	Shiraishi			
	5,867,723	February 2, 1999	Peters et al.			
	5,884,075	March 16, 1999	Hester et al.			
	5,887,162	March 23, 1999	Williams et al.			
	5,889,982	March 30, 1999	Rodgers et al.			
	5,892,370	April 6, 1999	Eaton et al.			
·	5,892,961	April 6, 1999	Trimberger			
	5,901,279	May 4, 1999	Davis III			
	5,915,123	June 22, 1999	Mirsky et al.			
	5,924,119	July 13, 1999	Sindhu et al.			
	5,927,423	July 27, 1999	Wada et al.			
	5,936,424	Аргіl 10, 1999	Young et al.			
	5,943,242	August 24, 1999	Vorbach et al.			
	5,956,518	September 21, 1999	DeHon et al.			
	5,966,534	October 12, 1999	Cooke et al.			
	5,970,254	October 19, 1999	Cooke et al.	***		
	6,011,407	January 4, 2000	New			
	6,014,509	January 11, 2000	Furtek et al.			
	6,021,490	February 1, 2000	Vorbach et al.			
	6,023,742	February 8, 2000	Ebeling et al.			
	6,034,538	March 7, 2000	Abramovici			
	6,038,650	March 14, 2000	Vorbach et al.			
	6,038,656	March 14, 2000	Cummings et al.			
	6,047,115	April 4, 2000	Mohan et al.			
	6,049,222	April 11, 2000	Lawman			
	6,052,773	April 18, 2000	DeHon et al.			
_	6,054,873	April 25, 2000	Laramie			
	6,081,903	June 27, 2000	Vorbach et al.			
	6,085,317	July 4, 2000	Smith			
	6,088,795	July 11, 2000	Vorbach et al.			
	6,105,105	August 15, 2000	Trimberger et al.			

EXAMINER'S' INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	6,108,760	August 22, 2000	Mirsky et al.			
	6,119,181	September 12, 2000	Vorbach et al.			
	6,122,719	September 19, 2000	Mirsky et al.			
	6,125,408	September 26, 2000	McGee et al.			
	6,127,908	October 3, 2000	Bozler et al.			
	6,172,520	January 9, 2001	Lawman et al.			
	6,202,182	March 13, 2001	Abramovici et al.			
	6,243,808	June 5, 2001	Wang			
	6,260,179	July 10, 2001	Ohsawa et al.			
	6,263,430	July 17, 2001	Trimberger et al.			
	6,279,077	August 21, 2001	Nasserbakht et al.			
	6,282,627	August 28, 2001	Wong et al.			
	6,288,566	September 11, 2001	Hanrahan et al.			
	6,289,440	September 11, 2001	Casselman			
	6,298,472	October 2, 2001	Phillips et al.			
	6,311,200	October 30, 2001	Hanrahan et al.			,
	6,321,366	November 20, 2001	Tseng et al.			
	6,338,106	January 8, 2002	Vorbach et al.			
	6,341,318	January 22, 2002	Dakhil			
	6,347,346	February 12, 2002	Taylor			
	6,349,346	February 19, 2002	Hanrahan et al.			
	6,370,596	April 9, 2002	Dakhil			
	6,378,068	April 23, 2002	Foster et al.			
	6,389,379	May 14, 2002	Lin et al.			
	6,389,579	May 14, 2002	Phillips et al.			
	6,392,912	May 21, 2002	Hanrahan et al.			
	6,405,299	June 11, 2002	Vorbach et al.			
	6,421,817	July 16, 2002	Mohan et al.			
	6,425,068	July 23, 2002	Vorbach et al.			
	6,457,116	September 24, 2002	Mirsky et al.			
	6,477,643	November 5, 2002	Vorbach et al.			
	6,480,937	November 12, 2002	Vorbach et al.			
	6,480,954	November 12, 2002	Trimberger et al.			
	6,513,077	January 28, 2003	Vorbach et al.			
	6,519,674	February 11, 2003	Lam et al.			
	6,526,520	February 25, 2003	Vorbach et al.			
	6,538,468	March 25, 2003	Moore	-		
	6,539,477	March 25, 2003	Seawright			

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE		N	AME	CLASS	SUE	BCLASS	FILING DATE
	, 6,542,9	98 April 1,	, 2003		Vorbach et al.				
	6,571,3	81 May 27,	, 2003		Vorbach et al.				
	6,657,4	December 2,	, 2003	- H	lanrahan et al.				
	6,697,9	79 February 24,	, 2003		Vorbach et al.				
	6,687,7	88 February 3,	, 2004		Vorbach et al.				
	2002/00384	14 March 28,	, 2002		Taylor et al.				
	2002/01435	October 3,	, 2002		Drusinsky				L-A-
	2002/01442	October 3,	, 2002		Hanrahan				
	2002/01658	86 November 7,	, 2002		Lam				
	2003/01235	79 July 3,	, 2003		Safavi et al.				
	2003/00147	January 16,	, 2003		Cooke et al.				
	2003/00466	07 March 6,	, 2003		Vorbach				
	2003/00527	11 March 20,	, 2003		Taylor et al.				
	2003/00558	61 March 20,	, 2003		Lai et al.				
	2003/00560	85 March 2,	, 2003		Vorbach				
	2003/00560	91 March 20,	, 2003		Greenberg	***************************************			
	2003/00562	02 March 20,	, 2003		Vorbach				
	2003/00936	62 May 15,	, 2003		Vorbach et al.				
	2003/00975	13 May 22,	, 2003		Vorbach et al.				
	2003/01356	86 July 17,	, 2003		Vorbach et al.				
	2004/00158	99 January 22,	, 2004		May et al.				
	2004/00250	05 February 5,	, 2004		Vorbach et al.				
	1	FOREIGN PAT	ENT DO	CUMEN'	TS				
EXAMINER'S	DOCUMENT	DATE	600	JNTRY	CLASS	SUB-CLAS	_	TRANS YES	SLATION NO
INITIALS	NUMBER 0 221 360	May 13, 1987	1 000	Europe	CLASS	SUB-CLAS	20	1 50	1
	0 428 327	May 22, 1991	 	Europe			\dashv		+
	0 477 809	April 1, 1992		Europe			\dashv		
	0 539 595	May 5, 1993	 	Europe			\dashv		+
		December 14, 1994	 				\dashv		†
	0 628 917	December 14, 1994		Europe		 	 -		+

0 678 985

0 686 915

0 707 269

0 726 532

0 735 685

0 748 051

0 835 685

0 926 594

December 13, 1995

October 25 1995

April 17 1996

July 2, 1998

October 2, 1996

October 2, 1996

June 30, 1999

December 11, 1996

Europe

Europe

Europe

Europe

Europe

Europe

Europe

Europe

				 <u> </u>	T T	T
• • •	1 102 674	July 13, 1999	Europe			
-	42 21 278	January 5, 1994	Germany	 <u> </u>	ļ	
	44 16 881	November 17, 1994	Germany			
	100 28 397	December 20, 2001	Germany	 		
	100 36 627	February 14, 2002	Germany			
	101 29 237	April 18, 2002	Germany			
	102 04 044	August 14, 2003	Germany			
	196 51 075	June 10, 1998	Germany			
	196 54 593	July 2, 1998	Germany			
	196 54 595	July 2, 1998	Germany			
	196 54 846	July 9, 1998	Germany			
	197 04 044	August 13, 1998	Germany			
	197 04 728	August 13, 1998	Germany			
	197 04 742	September 24, 1998	Germany			
	198 07 872	August 26, 1999	Germany			
	198 61 088	February 10, 2000	Germany			
	WO90/04835	May 3, 1990	PCT			
	WO90/11648	October 4, 1990	PCT			
	WO93/11503	June 10, 1993	PCT			
	WO94/08399	April 14, 1994	PCT			
	WO95/00161	January 5, 1995	PCT			
	WO95/26001	September 28, 1995	PCT			
	WO98/26356	June 18, 1998	РСТ			
	WO98/28697	July 2, 1998	РСТ			
	WO98/29952	July 9, 1998	PCT			
	WO98/31102	July 16, 1998	PCT			
	WO98/35299	August 13, 1998	PCT			
	WO99/32975	July 1, 1999	PCT			
	WO99/44147	September 2, 1999	PCT			
	WO99/44120	September 2, 1999	PCT			
	WO00/17771	March 30, 2000	PCT			
	WO00/77652	December 21, 2000	PCT			
	WO02/13000	February 14, 2002	РСТ			
	WO02/21010	March 14, 2002	РСТ			
	WO02/29600	April 11, 2002	PCT			
	WO02/71248	September 12, 2002	РСТ			
	WO02/71249	September 12, 2002	PCT			
	WO02/103532	December 27, 2002	PCT			
	WO03/17095	February 27, 2003	PCT			
	WO03/23616	March 30, 2003	PCT			
				 		

, •	WO03/25781	March 27, 2003	PCT		
	WO03/32975	July 1, 1999	РСТ	 1	
	WO03/36507	May 1, 2003	PCT		

OTHER DOCUMENTS EXAMINER'S AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC. **INITIALS** Arabi et al., "PLD Integrates Dedicated High-speed Data Buffering, Complex State Machine, and Fast Decode Array," conference record on WESCON, Sep. 28, 1993, pp. 432-436 Ade et al., "Minimum Memory Buffers in DSP Applications," Electronics Letters, vol. 30, No. 6, March 17, 1994, pp. 469-471 Villasenor, John et al., "Configurable Computing," Scientific American, Vol. 276, No. 6, June 1997, pp. 66-71. Villasenor, John et al., "Configurable Computing Solutions for Automatic Target Recognition," IEEE, 1996 pp. 70-79. Tau, Edward et al., "A First Generation DPGA Implementation," FPD'95, pp. 138-143 Athanas, Peter et al., "Quantitative Analysis of Floating Point Arithmetic on FPGA Based Custom Computer Machines" IEEE Symposium on FPGAs For Custom Computing Machines, IEEE Computer Society Press, April 1995, pp. 155-162 Athanas, Peter et al., "An Adaptive Hardware Machine Architecture and Compiler for Dynamic Processor Reconfiguration", IEEE, Laboratory for Engineering Man/Machine Systems Division of Engineering, Box D, Brown University Providence, Rhode Island, 1991, pages 397-400 Bittner, Ray A. Jr., "Wormhole Run-time Reconfiguration: Conceptualization and VLSI Design of a High Performance Computing System," Dissertation, January 23, 1997, pp. I-XX, 1-415 Myers, G. "Advances in Computer Architecture," Wiley-Interscience Publication, 2nd ed., John Wiley & Sons, Inc. pp. 463-94, 1978. M. Saleeba, "A Self-Contained Dynamically Reconfigurable Processor Architecture," Sixteenth Australian Computer Science Conference, ASCS-16, QLD, Australia, February, 1993. M. Morris Mano, "Digital Design," by Prentice Hall, Inc., Englewood Cliffs, New Jersey 07632, 1984, pp. 119-125, 154-161. Maxfield, C. "Logic that Mutates While-U-Wait" EDN (Bur. Ed) (USA), EDN (European Edition), 7 November 1996, Cahners Publishing, Norman, Richard S., "Hyperchip Business Summary, The Opportunity," January 31, 2000, pages 1-3. Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming Languages and Systems," July 1987, USA, [online] Bd. 9, Nr., 3, pages 319-349, XP002156651 ISSN: 0164-0935 ACM Digital Library Hwang L. et al., "Min-cut Replication in Partitioned Networks" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, [online] Bd. 14, Nr. 1, January 1995, pages 96-106, XP00053228 USA ISSN: 0278-0070 IEEE Xplore Baumgarte, V., et al., PACT XPP "A Self-reconfigurable Data Processing Architecture," PACT Info. GMBH, Munchen Germany 2001 Jantsch, Axel et al., "A Case Study on Hardware/software Partitioning," Royal Institute of Technology, Kista, Sweden, April 10, 1994 IEEE, pp. 111-118 Becker, J. et al., "Parallelization in Co-compilation for Configurable Accelerators - a Host/accelerator Partitioning Compilation Method," proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, February 10-13, 1998 Isshiki, Tsuyoshi et al., "Bit-Serial Pipeline Synthesis for Multi-FPGA Systems with C++ Design Capture," 1996 IEEE, pp. 38-47 Dissertation for Doktors der Ingenieurwissenschaften der Universitat Karlsruhe: Weinhardt, Markus, Übersetzingsmethoden fur strukturprogrammierbare rechner, July 1, 1997 Hammes, Jeff et al., "Cameron: High Level Language Compilation for Reconfigurable Systems," Department of Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, October 12-16, 1999 K. Wada et al., "A Performance Evaluation of Tree-based Coherent Distributed Shared Memory" Proceedings of the Pacific RIM Conference on Communications, Comput and Signal Processing, Victoria, May 19-21 1993 Nilsson et al., "The Scalable Tree Protocol - A Cache Coherence Approaches for Large-Scale Multiprocessors" IEEE, pp. 498-506 December 1992 Wu et al., "A New Cache Directory Scheme", IEEE, pp 466-472, June 1996 Hauck "The Roles of FPGA's in Reprogrammable Systems," IEEE, April 1998, pp. 615-638 Wittig et al., "OneChip: An FPGA Processor with Reconfigurable Logic" IEEE, 1996 pp. 126-135 Cadambi et al., "Managing Pipeline-reconfigurable FPGAs," ACM, 1998, pp. 55-64

Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1, 1985, pages 83-86. Forstner, Peter "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungsbeispiele von FIFO-Speichern", Elektronik, August 2000, pages 104-109 John R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pag 12-21 Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169.	EXAMINER'S INITIALS						
Resources," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1996, PP. 157-1666 Cardoso, J.M.P., "Compilation of Java™ Algorithms onto Reconfigurable Computing Systems with Exploitation of Operation-Level Parallelism," Ph.D. Thesis, Universidade Tecnica de Lisboa (UTL), Lisbon, Portugal October 2000 (English Abstract included) Kung, "Deadlock Avoidance for Systolic Communication", 1988 Conference Proceedings of 15th Annual International Symposium on Computer Architecture, May 30, 1988, pp. 252-260 TMS320C54X DSP: CPU and Peripherals, Texas Instruments, 1996, pp. 6-26 to 6-46 TMS320C54X DSP: Mnemonic Instruction Set, Texas Instruments, 1996, pp. 6-26 to 6-46 XLINX, "Logic Cell Array Families: XC4000, XC4000A and XC4000H", product description, pages 2-7 to 2-15, Additional XC3000, XC31000 and XC3100A Data, pages 8-16 and 9-14 Miller, Michael J. et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAM Buffer and Dual-pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1, 1985, pages 83-86. Forstner, Peter "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungsbeispiele von FIFO-Speichern", Elektronik, August 2000, pages 104-109 John R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pag 12-21 Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169. Alexandre F. Tenca et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.							
Parallelism," Ph.D. Thesis, Universidade Tecnica de Lisboa (UTL), Lisbon, Portugal October 2000 (English Abstract included) Kung, "Deadlock Avoidance for Systolic Communication", 1988 Conference Proceedings of 15th Annual International Symposium on Computer Architecture, May 30, 1988, pp. 252-260 TMS320C54X DSP: CPU and Peripherals, Texas Instruments, 1996, pp. 6-26 to 6-46 TMS320C54x DSP: Mnemonic Instruction Set, Texas Instruments, 1996, pp. 4-64 XLINX, "Logic Cell Array Families: XC4000, XC4000A and XC4000H", product description, pages 2-7 to 2-15, Additional XC3000, XC31000 and XC3100A Data, pages 8-16 and 9-14 Miller, Michael J. et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAM Buffer and Dual-pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1, 1985, pages 83-86. Forstner, Peter "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungsbeispiele von FIFO-Speichern", Elektronik, August 2000, pages 104-109 John R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pag 12-21 Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169. Alexandre F. Tenca et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.							
Computer Architecture, May 30, 1988, pp. 252-260 TMS320C54X DSP: CPU and Peripherals, Texas Instruments, 1996, pp. 6-26 to 6-46 TMS320C54x DSP: Mnemonic Instruction Set, Texas Instruments, 1996, pp. 4-64 XLINX, "Logic Cell Array Families: XC4000, XC4000A and XC4000H", product description, pages 2-7 to 2-15, Additional XC3000, XC31000 and XC3100A Data, pages 8-16 and 9-14 Miller, Michael J. et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAM Buffer and Dual-pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1, 1985, pages 83-86. Forstner, Peter "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungsbeispiele von FIFO-Speichern", Elektronik, August 2000, pages 104-109 John R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pag 12-21 Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169. Alexandre F. Tenca et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.							
TMS320C54x DSP: Mnemonic Instruction Set, Texas Instruments, 1996, p. 4-64 XLINX, "Logic Cell Array Families: XC4000, XC4000A and XC4000H", product description, pages 2-7 to 2-15, Additional XC3000, XC31000 and XC3100A Data, pages 8-16 and 9-14 Miller, Michael J. et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAM Buffer and Dual-pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1, 1985, pages 83-86. Forstner, Peter "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungsbeispiele von FIFO-Speichern", Elektronik, August 2000, pages 104-109 John R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pag 12-21 Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169. Alexandre F. Tenca et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.							
XLINX, "Logic Cell Array Families: XC4000, XC4000A and XC4000H", product description, pages 2-7 to 2-15, Additional XC3000, XC31000 and XC3100A Data, pages 8-16 and 9-14 Miller, Michael J. et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAM Buffer and Dual-pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1, 1985, pages 83-86. Forstner, Peter "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungsbeispiele von FIFO-Speichern", Elektronik, August 2000, pages 104-109 John R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pag 12-21 Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169. Alexandre F. Tenca et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.		TMS320C54X DSP: CPU and Peripherals, Texas Instruments, 1996, pp. 6-26 to 6-46					
Miller, Michael J. et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAM Buffer and Dual-pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1, 1985, pages 83-86. Forstner, Peter "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungsbeispiele von FIFO-Speichern", Elektronik, August 2000, pages 104-109 John R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pag 12-21 Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169. Alexandre F. Tenca et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.		TMS320C54x DSP: Mnemonic Instruction Set, Texas Instruments, 1996, p. 4-64					
Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1, 1985, pages 83-86. Forstner, Peter "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungsbeispiele von FIFO-Speichern", Elektronik, August 2000, pages 104-109 John R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pag 12-21 Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169. Alexandre F. Tenca et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.							
August 2000, pages 104-109 John R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pag 12-21 Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169. Alexandre F. Tenca et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.		Miller, Michael J. et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAM Buffer and Dual-pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1, 1985, pages 83-86.					
Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169. Alexandre F. Tenca et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.							
Berlin, IEEE, 1989, pages 4-167 - 4-169. Alexandre F. Tenca et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.		John R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pages 12-21					
of California, Los Angeles, 1998, pages 216 - 225.		Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169.					
Andreas Koch et al, "Practical Experiences with the SPARXIL Co-Processor", 1998, IEEE, pages 394 - 398		Alexandre F. Tenca et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.					
		Andreas Koch et al, "Practical Experiences with the SPARXIL Co-Processor", 1998, IEEE, pages 394 - 398					
NAMINED DATE CONSIDERED							

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance	

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.